| ชื่อเรื่อง | : | Stack sizing for optimal current drivability in subthreshold circuits. |
| นักวิจัย | : | Keane, John. , Eom, Hanyong. , Kim, Tony Tae-Hyoung. , Sapatnekar, Sachin. , Kim, Chris H. |
| คำค้น | : | DRNTU::Engineering::Electrical and electronic engineering. |
| หน่วยงาน | : | Nanyang Technological University, Singapore |
| ผู้ร่วมงาน | : | - |
| ปีพิมพ์ | : | 2551 |
| อ้างอิง | : | Keane, J., Eom, H., Kim, T. H., Sapatnekar, S., & Kim, C. H., (2008). Stack Sizing for Optimal Current Drivability in Subthreshold Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 16(5), 598-602. , 1063-8210 , http://hdl.handle.net/10220/6269 , http://dx.doi.org/10.1109/TVLSI.2008.917571 |
| ที่มา | : | - |
| ความเชี่ยวชาญ | : | - |
| ความสัมพันธ์ | : | IEEE transactions on very large scale integration (VLSI) systems |
| ขอบเขตของเนื้อหา | : | - |
| บทคัดย่อ/คำอธิบาย | : | Subthreshold circuit designs have been demonstrated to be a successful alternative when ultra-low power consumption is paramount. However, the characteristics of MOS transistors in the subthreshold region are significantly different from those in strong inversion. This presents new challenges in design optimization, particularly in complex gates with stacks of transistors. In this paper, we present a framework for choosing the optimal transistor stack sizing factors in terms of current drivability for subthreshold designs. We derive a closed-form solution for the correct sizing of transistors in a stack, both in relation to other transistors in the stack, and to a single device with equivalent current derivability. Simulation results show that our framework provides a performance benefit ranging up to more than 10% in certain critical paths. |
| บรรณานุกรม | : |
Keane, John. , Eom, Hanyong. , Kim, Tony Tae-Hyoung. , Sapatnekar, Sachin. , Kim, Chris H. . (2551). Stack sizing for optimal current drivability in subthreshold circuits..
กรุงเทพมหานคร : Nanyang Technological University, Singapore. Keane, John. , Eom, Hanyong. , Kim, Tony Tae-Hyoung. , Sapatnekar, Sachin. , Kim, Chris H. . 2551. "Stack sizing for optimal current drivability in subthreshold circuits.".
กรุงเทพมหานคร : Nanyang Technological University, Singapore. Keane, John. , Eom, Hanyong. , Kim, Tony Tae-Hyoung. , Sapatnekar, Sachin. , Kim, Chris H. . "Stack sizing for optimal current drivability in subthreshold circuits.."
กรุงเทพมหานคร : Nanyang Technological University, Singapore, 2551. Print. Keane, John. , Eom, Hanyong. , Kim, Tony Tae-Hyoung. , Sapatnekar, Sachin. , Kim, Chris H. . Stack sizing for optimal current drivability in subthreshold circuits.. กรุงเทพมหานคร : Nanyang Technological University, Singapore; 2551.
|
ridm@nrct.go.th ระบบคลังข้อมูลงานวิจัยไทย รายการโปรดที่คุณเลือกไว้
